Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
草草在线观看视频
|
亚洲国产伦理
|
三级做爰蜜桃成熟时4在线观看
|
91久久国产精品
|
精品久久久久久久一区二区手机版
|
亚洲av永久无码精品古装片
|
日日噜噜夜夜狠狠久久无码区
|
欧美日韩一区二区在线观看
|
国产精品日韩欧美久久综合
|
5566中文字幕亚洲精品
|
美女一级毛片视频
|
精品国产麻豆免费人成网站
|
看毛片看毛片
|
国产精品国语自产拍在线观看
|
妞干网免费在线视频
|
搡老女人老妇老熟女hd
|
天天摸夜夜添夜夜添国产
|
欧美精品无码一区二区三区
|
91大片淫黄大片.在线天堂
|
国产免费人成视频在线播放播
|
国产91在线|亚洲
|
久久99精品国产免费观看
|
特黄做受又硬又粗又大视频小说
|
日韩人妻中文无码一区二区
|
亚洲精品国产suv
|
淫片网站|
毛片在线播放视频
|
国产微拍精品
|
西野翔有码中文字幕在线
|
激情综合色五月丁香六月亚洲
|
国产xxxxx片免费观看
|
免费观看的美女视频网站
|
欧乱色国产精品兔费视频
|
久久久久综合网久久
|
国产精品成人av在线观看春天
|
久久作爱视频
|
亚洲自偷精品视频自拍
|
久久夜色撩人精品国产小说
|
亚洲精品一区二区三区福利
|
四虎国产精品影库永久免费
|
一级黄免费
|
shuhaipeixun
1299983702
總部李老師